

# Designed Workfunction Engineering of Double-Stacked Metal Nanocrystals for Nonvolatile Memory Application

Seong-Wan Ryu, Jong-Won Lee, Jin-Woo Han, Sungho Kim, and Yang-Kyu Choi

**Abstract**—A double-stacked nanocrystal (DSNC) flash memory is presented for improvement of both program/erase (P/E) speed and data retention time. Four combinations of nickel (Ni) and gold (Au) (Ni/Ni, Au/Au, Ni/Au, and Au/Ni) are used as charge storage DSNC materials and are compared from the perspective of memory performance. Through experimental results for P/E efficiency and retention time, the optimized energy band lineup for faster P/E and longer charge retention is presented. A combination of a deep potential well at the top and a shallow potential well at the bottom exhibits optimized performance in P/E, and this combination also shows the longest data retention characteristics.

**Index Terms**—Au and Ni, double-stacked nanocrystal (DSNC), energy band lineup, flash memory, nanocrystal (NC), nanocrystal floating-gate memory (NFGM), nonvolatile memory (NVM), program/erase (P/E) speed, retention time.

## I. INTRODUCTION

POLYCRYSTALLINE-SILICON floating gates have been used as charge storage materials in nonvolatile memory (NVM) for the past three decades [1]. Recently, flash memory utilizing discrete charge storage nodes such as dielectric traps and nanocrystals (NCs) has been considered as a candidate to replace the conventional flash memory with a polycrystalline-silicon floating gate due to its superior scalability stemming from high dielectric defect immunity [2]–[5]. As dimensions of these memory devices are aggressively scaled, the thickness of the tunneling dielectric approaches its scaling limit. With respect to utilizing a thinner tunneling dielectric, the NC flash memory has attracted much attention, as a discrete storage node can allow further dielectric scaling without sacrificing memory properties such as endurance and data retention. Despite these advantages, the NC flash memory also has three major issues for the mass production. The first issue is to obtain well-ordered high-density NCs. Considering this issue, the controllability over the size, density, and ordering of NCs is crucial to increase the cell-to-cell uniformity in terms of the mass-producible devices. Thus, novel NC formation techniques were introduced

such as thermal decomposition and polymeric self-assembly using a nanotemplate [6]–[8]. The second issue is related to metal NCs. The metal NC flash memory has an advantage for the enhanced program efficiency through the high density of energy states and asymmetrically enhanced electric field in NCs [9]. However, its contamination problem can evoke the degraded retention characteristic, and the lowered nonvolatility hinders the dielectric scaling. To address this issue, the optimization of annealing conditions, the utilization of a high-immunity insulator for metal diffusion, and the gate-last process were reported [10]–[12]. The last issue is to overcome the tradeoff between P/E efficiency and retention characteristics. One breakthrough can be to adopt high- $k$  dielectrics as gate dielectrics [13].

This work is extended from the last issue of enhanced NVM performance such as P/E and retention characteristics simultaneously. In order to fully utilize the advantageous properties of NC flash memory, the tunneling dielectric must be extremely thinned. In this case, the retention time and P/E efficiency become important issues. Related to these issues, a multistacked NC flash memory structure was introduced in terms of the enhancement of program efficiency and retention characteristics [14]–[16]. Also, a high-workfunction (WF) metal NC can provide better retention characteristics and program efficiency. However, it has a weakness with respect to erase speed due to the increased potential barrier between the Fermi level of metal NC and the conduction band of the substrate. In order to achieve longer retention and a wider sensing window, the combination of a multistacked NC flash memory structure and WF engineering in the charge storage node via the use of various metal NCs may be a practical approach [14]–[19].

In this paper, a WF-engineered double-stacked NC (DSNC) flash memory is presented. Combinations of two metals separated by an interlayer (IL) dielectric form various potential well structures, which can influence memory properties. Higher WF (Au: 5.0 eV [17]) and lower WF (Ni: 4.5 eV [13], [17]) metal NC layers are utilized as charge storage nodes. Thus, Au forms a deeper potential well compared to Ni due to its higher WF. Using these two metal NC layers, four combinations of homometal and heterometal DSNCs (type I: Ni/Ni, type II: Au/Au, type III: Ni/Au, and type IV: Au/Ni [top NCs/bottom NCs]) are possible. As shown in Fig. 1, these four-split embedded NC flash memories were fabricated and assessed in terms of P/E efficiency and reliability. The differences in these memory characteristics are explained through a simple energy band model.

Manuscript received June 30, 2008; revised October 9, 2008. First published February 3, 2009; current version published February 25, 2009. This work was supported by the National Research Program for 0.1-Terabit Nonvolatile Memory Development, sponsored by the Ministry of Knowledge Economy. The review of this paper was arranged by Editor S. Deleonibus.

The authors are with the Division of Electrical Engineering, School of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon 305-701, Korea (e-mail: ykchoi@ee.kaist.ac.kr).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2008.2011677




Fig. 1. Schematic of the DSNC-embedded NVM structure and four different splits: type I (Ni/Ni), type II (Au/Au), type III (Ni/Au), and type IV (Au/Ni).




Fig. 2. NC density dependence of Ni and Au on annealing temperature with a fixed wetting layer thickness of 4 nm for both Ni and Au NCs. For Ni and Au NCs, densities of  $7 \times 10^{11}$  and  $1.1 \times 10^{12} \text{ cm}^{-2}$  were achieved and chosen for the charge storage nodes in NVM DSNC devices.

The tradeoff property between P/E efficiency and retention time is analyzed and verified by comparison of the measured data and the analytically calculated tunneling probability.

II. FABRICATION

The DSNC flash memory was fabricated on a p-type (100) silicon-on-insulator (SOI) substrate. The 100-nm top silicon film was thinned to 50 nm by iterative oxidation and wet-etch steps. In a metal nanocrystal floating-gate memory (NFGM) device, one important issue is melting of the metal and metal-induced contamination during high-temperature source/drain (S/D) annealing. To circumvent related problems, a gate-last process was applied. Thus, after defining the active region,  $^{15}\text{P}^+$  was first implanted over the photoresist mask layer to form the S/D. After removal of the photoresist mask layer, tunneling oxide ( $t_{\text{Tun}} = 4 \text{ nm}$ ) was grown by a thermal oxidation process. A 4-nm bottom metal wetting layer was then deposited and annealed and subsequently transformed to discrete NCs by thermal agglomeration. A scanning electron microscopy (SEM) image and the temperature dependence on NC diameter and density for Ni and Au are shown in Fig. 2. An IL dielectric of  $\text{HfO}_2$  ( $t_{\text{IL}} = 4 \text{ nm}$ ) was then deposited via atomic layer




Fig. 3. Cross-sectional STEM image of a DSNC SOI NMOSFET.




Fig. 4. EDS analysis for the Au/Ni nonvolatile DSNC device (type IV). The other types are depicted in the inset.

deposition to separate the top and bottom metal NC layers, and the upper metal NCs were formed by the aforementioned thermal agglomeration method. As a control dielectric, a 25-nm  $\text{HfO}_2$  ( $t_{\text{Con}} = 25 \text{ nm}$ ) layer was deposited, and aluminum was used as a control gate. For electrical measurement, the nominal device dimensions are  $2\text{-}\mu\text{m}$  channel width and  $2\text{-}\mu\text{m}$  gate length. As the temperature to induce thermal agglomeration is increased, the NC size increases, whereas the NC density decreases, as shown in Fig. 2. Because a smaller size and a larger density of the NC are desirable for NFGM applications, a 500-°C annealing temperature was chosen for the metal agglomeration step. The insets of Fig. 2 show the SEM images of the two metal NC layers. The average radii are 8 and 6 nm, and the densities are  $7.0 \times 10^{11}$  and  $1.1 \times 10^{12} \text{ cm}^{-2}$  for Au and Ni, respectively. In the case of homometal (Ni/Ni and Au/Au) NC layers, two potential wells exhibit identical potential depth. In contrast, the heterometal (Ni/Au and Au/Ni) NC layers have different potential depths. This means that improvement of the NVM characteristics can be expected by carefully designing heterometal DSNCs. The cross-sectional scanning tunneling electron microscopy (STEM) image of a fabricated DSNC SOI NMOSFET is shown in Fig. 3. The double-layered NCs separated by the  $\text{HfO}_2$  IL are observed. Also, judging from the magnified inset of Fig. 3, thermally agglomerated top NCs are formed in the valleys amid the bottom NCs. Fig. 4 shows the results of an energy-dispersive spectroscopy (EDS) analysis for each sample of the four different structures. The results of the EDS analysis verify their DSNC structures.




Fig. 5. Transfer characteristics for the Au/Ni sample (type IV) after (a) programming and (b) erasing by 80- $\mu$ s gate pulse.

### III. DEVICE CHARACTERISTICS AND DISCUSSION

#### A. P/E Transient Characteristics

Data states for NC flash memory are distinguished by the existence of charges in the NC floating gate. In this paper, program/erase (P/E) was realized by a tunneling mechanism ( $V_G = V_{GPGM}$  or  $V_{GERS}$ , and  $V_S = V_D = 0$  V with 80  $\mu$ s). Fig. 5 shows the transfer characteristics of Au/Ni (type-IV) DSNC-embedded flash memory ( $W/L = 2 \mu\text{m}/2 \mu\text{m}$ ) for P/E operations. At  $V_{GPGM} = 13$  V and  $V_{GERS} = -13$  V, the threshold voltage shift ( $\Delta V_{th}$ ) shows a wide memory window of 6.6 V, which is applicable to a multilevel-cell architecture. Because inherently existing traps in bulky and interfaced  $\text{HfO}_2$  can contribute to a shift of  $V_{th}$ , the initial  $V_{th}$  shift by these traps without metal NCs should be clarified. The control device without metal NC floating gate displayed only 0.6-V hysteresis in a  $\pm 11$ -V sweep range. Therefore, the influence of traps in  $\text{HfO}_2$  is assumed to be negligible, and it can be concluded that DSNCs play a major role as charge storage nodes.

Fig. 6 shows the P/E transient characteristics. P/E conditions of  $V_{GPGM} = 11$  V for programming and  $V_{GERS} = -13$  V for erasing were selected. The program speed at Au (top)/Au (bottom) [type II] and Au (top)/Ni (bottom) [type IV] was shown to be faster than that at Ni (top)/Au (bottom) [type III] and Ni (top)/Ni (bottom) [type I], i.e., the program speed is ordered, from fast to slow, as follows: Au/Au > Au/Ni > Ni/Au  $\approx$  Ni/Ni. According to [20], larger size NCs induce high




Fig. 6. Comparison of (a) program efficiency and (b) erase efficiency among the four types of nonvolatile DSNC devices.

program speed. As shown in Fig. 2, Au NCs are larger than Ni NCs. Thus, the better program speed at Au/Au than that at Ni/Ni can be explained by the size effect of NCs [20]. However, the size effect has difficulty in explaining the program speed difference between Au/Ni and Ni/Au. In this paper, the WF of the top metal NC more dominantly impacts the program characteristics than the size effect can do. Depending on the WF of the top NC, a fraction of charges flowing out from the top NCs through the control oxide result in charge loss, i.e., inefficient program operation. As shown in Fig. 7, when a high-WF NC layer is embedded as a top floating gate, reduced leakage and fast operation speed can be obtained [13]. In this paper, the Au NC layer showed faster speed than the Ni NC layer as a top floating gate. This means that the WF of Au NCs is expected to be higher than that of Ni NCs, although some ambiguity such as the Fermi-level pinning effects remains regarding the WFs of Ni and Au NCs, as reported in [18].

It is worthwhile to note how the program behavior depends on the bottom metal NC with Au NCs at the top. In the case of higher WF metal (Au) at the top metal NC, the tunneled charges from the channel are more easily captured in the deeper potential well than in the case of utilizing Ni as a top metal. Comparing Au/Au (type II) and Au/Ni (type IV), when a deeper potential well is formed at the bottom layer, the program speed becomes faster in type II than in type IV. However, the difference among the four types is not greatly amplified due




Fig. 7. Energy band diagram of control barrier/top NC/barrier by interlayer/bottom NC/tunneling barrier/substrate with positively applied gate voltage for program operation in the case of two different homometal DSNC materials of (a) Au and (b) Ni.





Fig. 8. Retention characteristics for the cases of (a) Au/Au (type II) and Au/Ni (type IV) and (b) Ni/Ni (type I) and Ni/Au (type III). The Au/Ni set (type IV) revealed superior charge storability due to the two-step band barrier.

to the relatively thick control HfO<sub>2</sub> (i.e., 25 nm). In the erase case, the erase speed is ordered, from fast to slow, as follows: Ni/Ni > Au/Ni > Au/Au > Ni/Au. This means that the bottom metal WF dominates erase behaviors, which is different from





Fig. 9. Simplified energy band diagram of top NC/barrier by interlayer/bottom NC/tunneling barrier/substrate for (a) Au/Au (type II) and (b) Au/Ni (type IV) cases. (c) Calculated back-tunneling probability ratio of Au/Au to Au/Ni.

program operation due to the increased tunneling probability by the lower potential barrier of Ni NCs than that of Au NCs. As a result, a combination of higher WF at the top and lower WF at the bottom is the most optimized set (i.e., Au/Ni) in terms of fast P/E.

**B. Retention Characteristics**

Fig. 8 shows the data retention characteristics for the four different types. The degradation slope of the threshold voltage shift reflects the charge retention capability. Au/Ni (type IV) shows the best retention characteristics, whereas Ni/Ni (type I) exhibits the worst retention characteristics. In the case of Ni/Ni, because the top and bottom potential wells are shallow compared to other arrangements, the charge retention characteristic is the worst. In the case of Au/Ni (type IV), while the potential barrier height difference between the Ni Fermi level and conduction band of Si is small, there exists a band offset due to the difference between the top Au NC and the bottom Ni NC. Therefore, as the band offset between two metals increases, the back-tunneling probability of the stored charges at the top Au and the bottom Ni is reduced relative to the other sets.

To verify the aforementioned tendency, the back-tunneling probability from the top NC to the substrate should be compared between Au/Au (type II) and Au/Ni (type IV). Thus, the

TABLE I  
TUNNELING PROBABILITY FOR THE TYPE II OF Au(TOP)/Au(BOTTOM) AND THE TYPE IV OF Au(TOP)/Ni(BOTTOM)

<b>Tunneling probability of Au(top)/Au(bottom)</b>	
$ T ^2 = \frac{e^{-2\delta a} \{4\alpha^2 k^2 \cosh^2(\alpha(a-b)) + (\alpha^2 - k^2) \sinh^2(\alpha(a-b))\}}{\beta^2 (\delta^2 + k^2) \cosh^2(\beta(a-b)) + (\beta^4 + \delta^2 k^2) \sinh^2(\beta(a-b)) - 2\beta\delta(\beta^2 + k^2) \cosh(\beta(a-b)) \sinh(\beta(a-b))}$	$\frac{\beta^2}{\alpha^2}$
<b>Tunneling probability of Au(top)/Ni(bottom)</b>	
$ T ^2 = \frac{e^{-(4\gamma+2\delta)a} \{\alpha^2 (\gamma^2 + k^2) \cosh^2(\alpha(a-b)) + (\alpha^4 + \gamma^2 k^2) \sinh^2(\alpha(a-b))\} - 2\alpha\gamma(\alpha^2 + k^2) \cosh(\alpha(a-b)) \sinh(\alpha(a-b))}{\{\beta(\gamma - \delta) \cosh(\beta(a-b)) + (\beta^2 - \gamma\delta) \sinh(\beta(a-b))\}^2}$	$\frac{\beta^2}{\alpha^2}$
$(\otimes \alpha^2 = -\frac{2m(E-V_1)}{\hbar^2}, \beta^2 = -\frac{2m(E-V_2)}{\hbar^2}, k^2 = \frac{2mE}{\hbar^2}, \gamma^2 = -\frac{2m(E-V_0)}{\hbar^2}, \delta^2 = -\frac{2m(E-V_3)}{\hbar^2})$	

back-tunneling probability was analytically calculated with a simplified 1-D energy band diagram to show the band offset between the top and bottom NC layers, as shown in Fig. 9(a) and (b). One is a single-step energy offset [Fig. 9(a)], and the other is a double stairlike energy offset [Fig. 9(b)]. The calculated tunneling probabilities based on the Wentzel–Kramers–Brillouin approximation for Au/Ni and Au/Au are summarized in Table I. The tunneling probability was calculated as a function of the WF of the Ni NC from 4.5 to 4.9 eV due to the variation of the WF of the Ni NC [10], [13], [17], while the WF of the Au NC (5.0 eV) and the effective mass of electrons in SiO<sub>2</sub> and HfO<sub>2</sub> (SiO<sub>2</sub> : 0.55 m<sub>0</sub> and HfO<sub>2</sub> : 0.15 m<sub>0</sub> [21]) have been kept the same.

The Au/Au structure, which has single deep potential wells, provides higher tunneling probability than the Au/Ni structure, which has double stairlike potential wells, i.e.,  $|T_{\text{-Au/Au}}|^2 \gg |T_{\text{-Au/Ni}}|^2$ , as shown in Fig. 9(c). However, Ni/Ni shows the poorest retention characteristics compared to other sets because of having the shallowest potential well. Therefore, the WF-designed heterometal DSNC device (Au/Ni: type IV) presents superior retention characteristics as well as P/E efficiency. This approach can be a breakthrough to overcome the tradeoff trend between prolonged retention behaviors and fast P/E.

#### IV. CONCLUSION

A WF-designed DSNC flash memory was demonstrated for simultaneous enhancement of both P/E efficiency and data retention time. Four combinations of nickel and gold (Ni/Ni, Au/Au, Ni/Au, and Au/Ni) were used for the top and/or bottom metal as charge storage materials and were comparatively evaluated in terms of memory performance. It was found that the top metal NC material governs the program efficiency, while the bottom metal NC material dominates the erase property. Furthermore, a deeper potential well at the top is desirable for the program efficiency, and a shallower potential well at the bottom is efficient for the erase property. Thus, the optimized set is found to be Au/Ni. In addition, the WF-designed heterometal DSNC showed superior data retention compared with the homometal DSNC. The heterometal having a lower WF at

the bottom showed the best charge retention characteristic, i.e., Au/Ni was the optimal combination in terms of both retention and P/E.

#### REFERENCES

- [1] D. Kahng and S. M. Sze, "A floating gate and its application to 3476 236 (filed in 1967, issued in 1969). Memory devices," *Bell Syst. Tech. J.*, vol. 46, p. 1288, 1967.
- [2] E. Suzuki, H. Hiraishi, K. Ishii, and Y. Hayashi, "A low-voltage alterable EEPROM with metal–oxide–nitride–oxide–semiconductor (MONOS) structures," *IEEE Trans. Electron Devices*, vol. ED-30, no. 2, pp. 122–128, Feb. 1983.
- [3] M. H. White, Y. Yang, A. Purwar, and M. L. French, "A low voltage SONOS nonvolatile semiconductor memory technology," in *Proc. IEEE Int'l Nonvolatile Memory Technol. Conf.*, 1996, pp. 52–57.
- [4] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D. Buchanan, "Volatile and non-volatile memories in silicon with nano-crystal storage," in *IEDM Tech. Dig.*, 1995, pp. 521–524.
- [5] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, "Metal nanocrystal memories—Part II: Electrical characteristics," *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1614–1622, Sep. 2002.
- [6] S. Tang, C. Mao, Y. Liu, D. Q. Kelly, and S. K. Banerjee, "Nanocrystal flash memory fabricated with protein-mediated assembly," in *IEDM Tech. Dig.*, 2005, pp. 174–177.
- [7] C.-J. Kim, S.-W. Ryu, Y.-K. Choi, J.-J. Chang, S. H. Bae, and B.-H. Sohn, "Metal nanocrystals synthesized with a micellar template based on a diblock copolymer for three-dimensional nonvolatile memory," *Appl. Phys. Lett.*, vol. 93, no. 5, p. 052106, Aug. 2008.
- [8] D. Shahrjerdi, D. I. Garcia-Gutierrez, and S. K. Banerjee, "Fabrication of Ni nanocrystal flash memories using a polymeric self-assembly approach," *IEEE Electron Device Lett.*, vol. 28, no. 9, pp. 793–796, Sep. 2007.
- [9] C. Lee, U. Ganguly, V. Narayanan, -H. Hou, J. Kim, and E. C. Kan, "Asymmetric electric field enhancement in nanocrystal memories," *IEEE Electron Device Lett.*, vol. 26, no. 12, pp. 879–881, Dec. 2005.
- [10] Z. Tan, S. K. Samanta, W. J. Yoo, and S. Lee, "Self-assembly of Ni nanocrystals on HfO<sub>2</sub> and N-assisted Ni confinement for nonvolatile memory application," *Appl. Phys. Lett.*, vol. 86, no. 1, p. 013107, Jan. 2005.
- [11] D. U. Lee, M. S. Lee, J.-H. Kim, E. K. Kim, H.-M. Koo, W.-J. Cho, and W.M. Kim, "Floating gated silicon-on-insulator nonvolatile memory devices with Au nanoparticles embedded in SiO<sub>1.3</sub>N insulators by digital sputtering method," *Appl. Phys. Lett.*, vol. 90, no. 9, p. 093514, Mar. 2007.
- [12] S.-W. Ryu, C. B. Mo, S. H. Hong, and Y.-K. Choi, "Nonvolatile memory characteristics of NMOSFET with Ag nanocrystals synthesized via a thermal decomposition process for uniform device distribution," *IEEE Trans. Nanotechnol.*, vol. 7, no. 2, pp. 145–150, Mar. 2008.
- [13] J. J. Lee and D.-L. Kwong, "Metal nanocrystal memory with high- $\kappa$  tunneling barrier for improved data retention," *IEEE Trans. Electron Devices*, vol. 52, no. 4, pp. 507–511, Apr. 2005.

- [14] C. Lee, A. Gorur-Seetharam, and E. C. Kan, "Operational and reliability comparison of discrete-storage nonvolatile memories: Advantages of single- and double-layer metal nanocrystals," in *IEDM Tech. Dig.*, 2003, pp. 557–560.
- [15] T.-H. Hou, C. Lee, and E. C. Kan, "Modeling of multi-layer nanocrystal memory," in *Proc. 65th Device Res. Conf.*, 2007, pp. 221–222.
- [16] D. Deleruyelle, C. Le Royer, B. De Salvo, G. Le Carval, M. Gely, T. Baron, J. L. Autran, and S. Deleonibus, "A new memory concept: The nano-multiple-tunnel-junction memory with embedded Si nano-crystals," *Microelectron. Eng.*, vol. 72, no. 1–4, pp. 399–404, Apr. 2004.
- [17] W. Guan, S. Long, M. Liu, Q. Liu, Y. Hu, Z. Li, and R. Jia, "Modeling of retention characteristics for metal and semiconductor nanocrystal memories," *Solid State Electron.*, vol. 51, no. 5, pp. 806–811, May 2007.
- [18] T.-H. Hou, U. Ganguly, and E. C. Kan, "Fermi-level pinning in nanocrystal memories," *IEEE Electron Device Lett.*, vol. 28, no. 2, pp. 103–106, Feb. 2007.
- [19] C. Lee, J. A. Meter, V. Narayanan, and E. C. Kan, "Process characterization of metal nanocrystal self assembly on ultra-thin oxide for nonvolatile memory applications," *J. Semicond. Mater.*, vol. 34, no. 1, pp. 1–11, Jan. 2005.
- [20] T.-H. Hou, C. Lee, V. Narayanan, U. Ganguly, and E. C. Kan, "Design optimization of metal nanocrystal memory—Part I: Nanocrystal array engineering," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 3095–3102, Dec. 2006.
- [21] C. L. Hinkle, C. Fulton, R. J. Nemanich, and G. Lucovsky, "A novel approach for determining the effective tunneling mass of electrons in  $\text{HfO}_2$  and other high- $K$  alternative gate dielectrics for advanced CMOS devices," *Microelectron. Eng.*, vol. 72, no. 1–4, pp. 257–262, Apr. 2004.



**Seong-Wan Ryu** received the B.S. degree in electrical and electronic engineering from Hanyang University, Seoul, Korea, in 2004 and the M.S. degree from the School of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, Korea, in 2006, where he has been working toward the Ph.D. degree in the Division of Electrical Engineering since 2004.

His current research interests include flash memory, multiple-gate MOSFET, novel device, nanofabrication technology, and CMOS characterization.

Mr. Ryu received the Best Poster Paper Award at the IEEE Nanotechnology Materials and Devices Conference in 2006.



**Jong-Won Lee** is currently working toward the B.S. degree in electrical engineering in the Division of Electrical Engineering, School of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea.

He has been an Undergraduate Researcher with the Nano-Oriented Bio-Electronic Laboratory (NOBEL Lab.), KAIST, since July 2007. His research interests include the physics and electrical characterization of nonvolatile memories and the

study of designing novel device structures.



**Jin-Woo Han** received the B.S. degree from the School of Information and Communication Engineering, Inha University, Incheon, Korea, in 2004 and the M.S. degree from the School of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2006, where he is currently working toward the Ph.D. degree in the Division of Electrical Engineering.

His research interests include multiple-gate MOSFET, novel device, and nanofabrication technology, and his research covers a broad area in silicon devices ranging from device design to process development, simulation, characterization, and modeling. A major part of his work at KAIST is on the hot-carrier reliability of double-gate FinFET.



**Sungho Kim** received the B.S. and M.S. degrees from the Division of Electrical Engineering, School of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2006 and 2008, respectively, where he is currently working toward the Ph.D. degree in electrical engineering.

His current research interests include resistance random access memory.



**Yang-Kyu Choi** received the B.S. and M.S. degrees from Seoul National University, Seoul, Korea, in 1989 and 1991, respectively, and the Ph.D. degree from the University of California, Berkeley, in 2001.

From January 1991 to July 1997, he was with Hynix Company, Ltd., Kyungki, Korea, where he developed 4M, 16M, 64M, and 256M DRAM as a Process Integration Engineer. He is currently an Associate Professor with the Division of Electrical Engineering, School of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, Korea. His research interests include multiple-gate MOSFETs, exploratory devices, novel and unified memory devices, nanofabrication technologies for bioelectronics, as well as nanobiosensors. He has also worked on reliability physics and quantum phenomena for nanoscale CMOS.

Dr. Choi received the Sakrison Award for the best dissertation from the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, in 2002. His biographic profile was published in the 57th edition of *Marquis Who's Who in America*. He was also recognized as "the scientist of the month for July 2006" by the Ministry of Science and Technology in Korea. He has authored or coauthored over 100 papers and is the holder of seven U.S. patents and 99 Korean patents.

Dr. Choi received the Sakrison Award for the best dissertation from the Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, in 2002. His biographic profile was published in the 57th edition of *Marquis Who's Who in America*. He was also recognized as "the scientist of the month for July 2006" by the Ministry of Science and Technology in Korea. He has authored or coauthored over 100 papers and is the holder of seven U.S. patents and 99 Korean patents.